

Timing Compensation for an Excimer Laser Solid-State Pulsed Power Module (SSPPM)

David Johns, *Member, IEEE*, Richard Ness, *Member, IEEE*, and Brett Smith

Abstract—For certain applications, it is critical to minimize variations in the (throughput) timing between trigger and the output pulse of a magnetic modulator. A circuit is described in this paper that maintains a relatively constant delay over a large operating voltage range (600–1150 V) and temperature range (25 °C–65 °C) range. The circuit operates by sampling the charging voltage and magnetic switch temperature just prior to the start switch trigger. Those parameters are then used to calculate the appropriate amount of delay to add into the low-level trigger chain to ensure that the delay stays constant over the voltage and temperature operating range. Although other approaches can be conceived and implemented, this particular design is relatively simple and inexpensive and meets the desired performance goals. Data presented show that the ideal correction function is nonlinear in nature and, as a result, simple linear approximations are limited in their ability to minimize the timing variations. Improvements to the original circuit use a multiple, piece-wise, linear approach in order to obtain better performance. The results are that an initial timing variation of almost 3 μ s has been reduced to a total variation of less than 100 ns.

Index Terms—Excimer laser, magnetic pulse compression, magnetic switch, modulator, timing compensation, timing regulation.

I. INTRODUCTION

THE CURRENT generation KrF excimer laser produced by CYMER is a 2-kHz version specifically designed for the application of photolithography. The laser is therefore integrated by our customers into a stepper or scanner that exposes the wafer with the integrated circuit image. One of the specific requirements from our customers is that the laser light should be generated 35 μ s \pm 100 ns after the laser receives a trigger signal. This requirement is needed because the stepper or scanner must synchronize the reading of data from a monitor that measures the laser light pulse energy.

In normal operation, the operating voltage of the solid state pulse power module (SSPPM) [1], [2] can range from 600 to 1150 V because the energy required by the laser chamber will vary as the electrodes wear, the gas becomes depleted/contaminated, and so on. This complicates the timing requirement because the magnetic switches saturate at earlier times at the higher operating voltages. A circuit has therefore been implemented to maintain a constant throughput delay in the SSPPM over the entire operating voltage range. The circuit operates by injecting a variable delay into the low-level trigger electronics between the SSPPM input and the switch triggering circuitry. Because temperature variations affect the




Fig. 1. SSPPM delay versus charge voltage.

magnetic switch volt-seconds, the circuit also adjusts delay for temperature variations.

After operating the SSPPM at 700 V, 2 kHz for 30 minutes, the system was within 99% of equilibrium temperature. As shown in Fig. 1, the trigger propagation through the system at the maximum voltage (1150 V) was 2.47 μ s faster than at minimum voltage (600 V) at this particular operating temperature.

Compared with the earlier described requirement, a variation of 2.47 μ s in propagation delay is unacceptable. The timing compensation circuit must therefore reduce the variation from this initial amount to the levels required by the laser, \pm 100 ns.

The latest SSPPM design uses two pulse compression stages. The compression time of the first stage is approximately 5 μ s. The output stage compression time is approximately 600 ns. Overall, nearly 90% of the SSPPM pulse compression time occurs in the first stage reactor. Variations in the first stage reactor propagation time due to voltage and temperature are therefore the dominant changes in the total SSPPM propagation delay. The timing compensation circuit compensates primarily for these delay changes in the first stage reactor. Temperature feedback for thermally induced delay loss is measured exclusively near the first stage reactor housing.

II. TIMING COMPENSATION CIRCUIT

In order to compensate for the progressive loss of propagation time through the SSPPM at higher voltages, the initial charge voltage is sampled, and a corresponding delay is added into the low-level trigger circuitry. The propagation delay is an inversely proportional, nonlinear function of the initial charge voltage. An early timing compensation scheme corrected the loss of propagation time at higher voltages with a linear increase in trigger




Fig. 2. Single linear compensation circuit.




Fig. 3. Single linear compensation function.

delay with respect to charge voltage. This “single linear” compensation circuit is outlined in Fig. 2.

Because the nonlinear delay characteristic of the SSPPM is compensated with a single linear function, the actual propagation function “bows” away from the linear compensation function, inducing an error in the regulation of the delay of the output pulse.

As shown in Fig. 3, the original single-linear compensation circuit is capable of reducing the initial delay spread of $2.47 \mu\text{s}$ to $\sim 412 \text{ ns}$.

The $\sim 412\text{-ns}$ error is the error associated with approximating the raw delay characteristic curve with a single linear function. Using multiple linear segments to construct a multiple piecewise linear compensation function can reduce delay regulation error. A four-section piecewise linear compensation circuit has been developed that regulates the output delay versus voltage to a window of approximately 42 ns . Because the most severe curvature in the raw delay function is in the lower voltages, the first linear section spans a smaller range of voltages than the upper three sections.

The basic building block of the four-section piecewise linear compensation circuit is the “superdiode” shown in Fig. 4. The op-amp yields zero output until the magnitude of the voltage at




Fig. 4. Superdiode circuit diagram.




Fig. 5. Four-section piecewise linear circuit topology.

V_{in} exceeds the magnitude of the breakpoint voltage V_{bp} . Once V_{in} exceeds the preset threshold, the circuit “turns on.” Each superdiode amplifier is an inverting amplifier.

In order to eliminate unit-to-unit variations in the charge voltage signal due to component tolerances, the primary superdiode block is adjusted to turn on at the minimum charge voltage, and the gain adjusted to yield -3.5 V at maximum charge voltage. This negative-slope function of the charge voltage is then split among three secondary superdiode stages, cascaded in parallel. Each subsequent stage turns on at the charge voltage determined by each respective breakpoint voltage. Each secondary stage inverts the slope of the primary stage.

All four voltage functions, the negative primary function, and three positive secondary functions are finally summed together at an inverting summer. The primary function sets up the primary slope of the compensation function. Each secondary stage cumulatively subtracts slope during each respective piecewise linear segment.

As shown in Fig. 5, the gain of each function is adjusted at the input to the inverting summer. Fig. 6 demonstrates the mathematical construction of the trigger compensation voltage function [slope = $-(m1 + m2 + m3 + m4)$]. Shown in the figure are the critical uncompensated raw data, the overall trigger compensation function, and each of the individual piecewise contributions to the overall compensation function.

Control over the gain of each contributing function allows the flexibility to adjust the timing compensation per each SSPPM unit. There is too much variation in the ΔB of the magnetic materials, and in the first stage CLC (capacitor-inductor-capacitor) transfer time to standardize the circuit gains. Both ΔB and the




Fig. 6. Construction of four-section piecewise linear timing compensation function.




Fig. 8. Four-section piecewise linear vs. single linear delay regulation.




Fig. 7. Four-section piecewise linear timing compensation with direct thermal feedback.

CLC transfer time affect not only the magnitude of propagation delay, but also the curvature.

The four-section piecewise linear circuit compensates for propagation delay changes with respect to voltage. However, ΔB , and consequently the volt-second product, also changes with temperature. As the temperature of the magnetic switch increases, the propagation delay decreases. It is therefore necessary to shift the voltage compensation function, providing additional low-level trigger delay as a function of increasing temperature. This is accomplished by using thermal feedback from the magnetic switch, and another superdiode block appended to the summer junction as shown in Fig. 7.

Delay change due to temperature was regulated in the original single-linear compensation circuit with a low-pass RC network, charged up by the frequency of the start switch trigger. The time constant of the filter was selected to correlate with the thermal rise of the reactor. Although using a thermistor for direct thermal feedback in the most recent circuit design is better than the RC thermal approximation, it is still rather crude. Again, a nonlinear function is regulated by a linear function, inducing error. Error is also incurred from thermal lag between the center of the magnetic cores and the location of the thermistor, thermally linked to the reactor housing. However, because delay variation with




Fig. 9. Measured versus theoretical delay regulation.

respect to temperature is a relatively weak function, the direct thermal feedback approach is sufficiently effective. If left uncompensated, propagation delay varies almost 300 ns over the temperature range of the SSPPM. With direct thermal feedback, that 300 ns is reduced to 40 to 50 ns.

III. CIRCUIT PERFORMANCE

We can compare the symmetry between the raw delay function and the multiple, piecewise linear trigger compensation function as shown in Fig. 6, with that of the original circuit data shown in Fig. 3. According to this mathematical model, a 10 \times improvement in delay regulation at one temperature is predicted. Fig. 8 demonstrates this expected improvement in propagation delay. Fig. 9 shows good correlation between theoretical and observed delay variation.

Indeed, measured results correspond well to theoretical predictions. The delay error of ~ 412 ns associated with the original compensation circuit has been reduced to ~ 42 ns. Over the thermal and voltage ranges of the SSPPM, the four-section linear compensation circuit regulates delay to a window of approximately 80 ns as shown in Fig. 10. For long-term, total system performance over typical voltage and temperature excursions, this corresponds to a 5 \times improvement in delay regulation.




Fig. 10. Compensated propagation delay vs. temperature and voltage variations.

The delay compensation circuit is adjusted to its optimal setting after the SSPPM has been operated for 30 min at a moderate voltage (700 V), and full rep rate (2 kHz). The curvature of the delay function is slightly different in the thermal extremes; so voltage compensation is typically optimized near the midpoint. Because thermal compensation is such a weak function in comparison to delay compensation, the thermal delay gain is fixed, requiring no adjustment.

IV. SUMMARY

A four-section piecewise linear compensation circuit has been developed and implemented in the excimer laser SSPPM that regulates the throughput propagation delay time from the SSPPM trigger-to-laser light output. The uncompensated propagation delay varies up to $3 \mu\text{s}$ with 90% of that variation due to changes in voltage, and 10% due to changes in temperature. The four-section compensation circuit reduces delay variation to $\pm 20 \text{ ns}$ over all charge voltages, at the steady-state temperature. Delay regulation is $\pm 40 \text{ ns}$ over the total temperature and voltage range. Overall, this is a $5\times$ improvement in delay regulation compared with the original single-linear compensation circuit.

ACKNOWLEDGMENT

The authors would like to recognize and thank D. Birx of APPT and D. Goodman of SRL for the initial timing compensation circuit design in the SSPPM. W. Partlo and R. Sandstrom of CYMER, Inc. should also be credited for the initial idea of using a multisegment approximation to the nonlinear delay function.

REFERENCES

- [1] W. Partlo, R. Sandstrom, I. Fomenkov, and P. Das, "A low cost of ownership KrF excimer laser using a novel pulse power and chamber configuration," *Proc. SPIE*, vol. 2440, pp. 90–100, 1995.

- [2] D. Birx, P. Das, I. Fomenkov, W. Partlo, and T. Watson, "Pulse power generating circuit with energy recovery," U.S. Patent 5,729,562, March 1998.



David Johns (S'97–M'98) received the B.S. degree in electrical engineering from the University of Missouri at Columbia.

He joined the Power Systems Engineering group at CYMER Inc. in 1998. His initial work included design improvements to the regulation of the pulse propagation delay time through the 1- and 2-kHz magnetic pulse compression modulators. He is currently responsible for developing a high average power dc capacitor charging power supply with outside vendors, maintenance engineering on 2-kHz modulators, and development engineering on 4-kHz modulators.



Richard Ness (S'80–M'81) received the B.S. and M.S. degrees in electrical engineering from Texas Tech University, Lubbock, TX, in 1981 and 1983, respectively.

He worked for 12 years at Maxwell Technologies Inc. on several large computerized data acquisition systems and a variety of pulsed power and power conditioning projects including a 6-kV 80-A regulated power supply; a 0.5-MW average power, 60-kHz solid state modulator; a 10 MW average power Hard Tube Regulator; a 350-kW average power, 600-kV Thyratron modulator; and a variety of very compact, megavolt-class pulse generators. He joined CYMER Inc. in 1995 where he has staffed and led the Power Systems Engineering group. His work has included the development of high average power capacitor charging power supplies with an outside vendor. He has also led the development of several solid state, magnetic pulse compression modulators in support of over four generations of excimer laser projects. He currently holds eight patents related to pulsed power system development.



Brett Smith received the B.S. degree in mechanical engineering and a M.S. degree in electrical engineering from Texas Tech University, Lubbock, TX, in 1984 and 1989, respectively.

He worked at Phillips Petroleum Company for two years between degrees on various distillation technologies including a new Cows Bag design for a fractionating tower and a new spray nozzle cartridge for optimizing the catalytic cracking process in one of the Refinery's Cat Crackers. After receiving his MS degree, he worked for five years at Maxwell Technologies Inc. on several systems including a 10-MW average power Hard Tube Regulator; a 4-MJ PFN based Capacitor bank for Electric Gun research; and a 2.4-MJ 8 independent module capacitor bank for ETC Gun research. From 1995 to 1997, he worked at Hipotronics as Engineering Director of the Product Integration including cable fault locating equipment, high accuracy micro-Ohm-meters, and various PD detection products. He joined CYMER Inc. in 1997 as a Senior. Electrical Engineer in the Power Systems Engineering group. His work has included the development of 2- and 4-kHz capable, solid-state, magnetic pulse compression modulators in support of multiple excimer laser projects. He currently holds several patents related to pulsed power system development.